JPH0535593B2 - - Google Patents

Info

Publication number
JPH0535593B2
JPH0535593B2 JP61044575A JP4457586A JPH0535593B2 JP H0535593 B2 JPH0535593 B2 JP H0535593B2 JP 61044575 A JP61044575 A JP 61044575A JP 4457586 A JP4457586 A JP 4457586A JP H0535593 B2 JPH0535593 B2 JP H0535593B2
Authority
JP
Japan
Prior art keywords
memory
board
expansion
semiconductor memory
group
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP61044575A
Other languages
English (en)
Japanese (ja)
Other versions
JPS62202597A (ja
Inventor
Shinichi Fukushima
Mitsuo Yoshikawa
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Sharp Corp
Original Assignee
Sharp Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Sharp Corp filed Critical Sharp Corp
Priority to JP61044575A priority Critical patent/JPS62202597A/ja
Publication of JPS62202597A publication Critical patent/JPS62202597A/ja
Publication of JPH0535593B2 publication Critical patent/JPH0535593B2/ja
Granted legal-status Critical Current

Links

Landscapes

  • Combinations Of Printed Boards (AREA)
  • Mounting Of Printed Circuit Boards And The Like (AREA)
  • Semiconductor Memories (AREA)
JP61044575A 1986-02-28 1986-02-28 メモリ基板装置 Granted JPS62202597A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP61044575A JPS62202597A (ja) 1986-02-28 1986-02-28 メモリ基板装置

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP61044575A JPS62202597A (ja) 1986-02-28 1986-02-28 メモリ基板装置

Publications (2)

Publication Number Publication Date
JPS62202597A JPS62202597A (ja) 1987-09-07
JPH0535593B2 true JPH0535593B2 (en]) 1993-05-26

Family

ID=12695301

Family Applications (1)

Application Number Title Priority Date Filing Date
JP61044575A Granted JPS62202597A (ja) 1986-02-28 1986-02-28 メモリ基板装置

Country Status (1)

Country Link
JP (1) JPS62202597A (en])

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0581850A (ja) * 1991-07-19 1993-04-02 Mitsubishi Electric Corp メモリｉｃ及びメモリ装置

Also Published As

Publication number Publication date
JPS62202597A (ja) 1987-09-07

Similar Documents

Publication Publication Date Title
JP3727062B2 (ja) 高帯域幅コンピュータ用モジュール式構造
US6913471B2 (en) Offset stackable pass-through signal connector
US4647123A (en) Bus networks for digital data processing systems and modules usable therewith
US5793998A (en) Method and apparatus for interconnection of multiple modules
US6477603B1 (en) Multiple PCI adapters within single PCI slot on an matax planar
HK1004089A (en) Module card
US4654820A (en) Interrupt bus structure
JPH10502753A (ja) 二次バスへの多機能相互接続をもつ一次バス処理要素
JP3340358B2 (ja) プログラマブルコントローラ
US7394715B1 (en) Memory system comprising memories with different capacities and storing and reading method thereof
JP4097906B2 (ja) メモリモジュール及びこれを含むシステムボード
US5644790A (en) Universal CD ROM interface using single interface connection
JP2892910B2 (ja) ディスクアレイシステム
US20060080484A1 (en) System having a module adapted to be included in the system in place of a processor
JPH0535593B2 (en])
JPH0535592B2 (en])
US7051179B2 (en) Method and system for supporting multiple cache configurations
US6469891B1 (en) Information processor
JPH0535591B2 (en])
JPH0535590B2 (en])
JPS60207918A (ja) プログラマブルコントロ−ラ
US20070225829A1 (en) Information processing apparatus
JP3049339B2 (ja) バス結合型マルチプロセッサ装置
JPH0653372A (ja) 機能モジュールの実装構造
JPH0588781A (ja) 計算機配線装置

Legal Events

Date Code Title Description
LAPS Cancellation because of no payment of annual fees